

**APPARATUS FOR ADJUSTING SAMPLING PHASE OF DIGITAL
DISPLAY AND ADJUSTMENT METHOD THEREOF**

[01] This application claims the priority of Korean Patent Application No. 2002-0070123, filed on November 12, 2002, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.

BACKGROUND OF THE INVENTION

1. Field of the invention

[02] The present invention relates to an apparatus for adjusting a sampling phase of a digital display and an adjustment method thereof, and more particularly, to an apparatus for adjusting a sampling phase of a digital display in accordance with the number of occurrence of phase shift of video signal during a conversion from analog video signal to digital format, and an adjustment method thereof.

2. Description of the Prior Art

[03] As flat panel display (FPD) such as liquid crystal display (LCD) is in great demand, there are also increasing demands for image processing apparatuses that convert incoming analog video signal into digital format to adaptively use it for display.

[04] For a conversion of analog signal into digital format, a clock signal is generated, and if the phase of the generated clock signal does not correspond with the signal source, image quality deteriorates. Accordingly, the phase of the sampling clock signals needs to be adjusted whenever there occurs a change in signal source.

[05] As an existing method for adjusting the phase of the sampling clock signal, there is a method that adjusts the phase of the sampling clock signal based on a difference of horizontal resolution of pixel data and digital signal.

[06] The sampling phase adjustment apparatus employing the above existing adjustment method is provided with an input level interface into which analog video signal is inputted, an A/D converter for converting incoming analog video signal into digital format, a phase locked loop (PLL) circuit that generates and supplies sampling clock to the A/D converter, a data latch/logic unit that detects number of pixels in an active region where effective video signals exist, and a control unit that controls the PLL by converting the PLL data in accordance with the incoming video signal and the horizontal synchronization signal, and a synchronization signal processing unit that generates information about incoming signal in accordance with the horizontal and the vertical synchronization signals and supplies the generated information to the control unit.

[07] FIG. 1 is a flowchart for illustrating a method for adjusting a sampling clock by detecting number of pixels in the active region with a sampling phase adjusting apparatus.

[08] As shown in FIG. 1, the control unit determines a resolution mode of the incoming video signal in accordance with the horizontal and vertical synchronization signal of the incoming analog video signal in operation S1. Here, the incoming analog video signal is the signal that has been processed at the synchronization signal processing unit. As the resolution mode of the incoming video signal is determined, the control unit sets the PLL by supplying the PLL data corresponding to the resolution mode to the PLL circuit, and thus, the PLL circuit generates a sampling clock at a basic sampling frequency in operation S2. After the A/D conversion at the sampling clock, the data latch/logic unit detects number of pixels in the active region in operation S3. Then through the comparison of the detected number of pixels and reference number of pixels in operation S4, the control unit adjusts the sampling phase to an optimum in accordance with the number of pixels of the active region in operation S5 when the absolute value of the difference equals 1. When the absolute value of the difference is other than '1' in operation S4, operations in S2 and S3 are repeated. After the adjustment of the sampling phase through the operation in S5, the control unit determines whether the detected number of pixels of the active region equals the reference number of pixels in operation S6, and if so, adjusts the horizontal position in accordance

with the detected number of pixels of the active region in operation S7. When it is determined that the detected number of pixels of the active region is different from the reference number of pixels in operation S6, the control unit returns to the operation of S2 and re-adjusts the sampling phase.

[09] The above existing method, which adjusts the position of the sampling clock based on the difference between the number of pixels in the active region and the reference number of pixels, have several limitations as follows. That is, the existing method requires computations that are too complex for the capacity of a general microcomputer provided in the digital display to handle. If the resolution of the digital display is increased, it takes a considerable time for the computation, while, if the width of the detected data is reduced to shorten the time for procedures, optimum sampling phase is hardly found.

[10] Meanwhile, there is another method presently available for adjusting the sampling phase. According to this method, whether the beginning and last active data exist in the active video pixel or not is determined based on the horizontal synchronization signal, and the active regions are compared, and if they are correct, optimum sampling phase is determined using the phases of the both active data. However, this method accompanies a problem. That is, if there is no clear difference between the beginning and the last active data as in the case of one dot on/off pattern, while there is no beginning, or last active data in the horizontal direction, or if the phase of the active data is mistakenly determined due to external factors such as noise, error occurs in video data

region determination. In brief, the method of determining the median of the beginning and the last phases as an optimum phase is quite prone to errors.

SUMMARY OF THE INVENTION

[11] Accordingly, it is an aspect of the present invention to provide an apparatus for adjusting a sampling phase of a digital display, which is capable of adjusting sampling clock phase without an error, even with a microcomputer of low capacity, when the resolution of the digital display is increased.

[12] In order to accomplish the above aspects and/or features of the present invention, an apparatus for adjusting a sampling phase of a digital display includes a phase locked loop (PLL) circuit unit for converting a frequency of a sampling clock signal and outputting the converted frequency, the sampling clock signal for converting an analog video signal into digital format, an analog to digital converter (ADC) for converting the incoming analog video signal into digital format using the sampling clock signal input from the PLL circuit unit, a detection unit for detecting in a predetermined region a maximum phase shift of the video signal converted at the ADC, and a control unit for controlling the PLL circuit unit so that the sampling phase can be adjusted in accordance with the maximum phase shift detected by the detection unit.

[13] The detection unit detects the number of phase shifts exceeding a predetermined reference level within the predetermined region, and when

determining the number of phase shifts to be equal to, or greater than a predetermined value, detecting a maximum phase shift in the predetermined region.

[14] The detection unit includes a comparator that detects whether the video signal is varied at, or above the predetermined reference level based on the comparison between the input video signal from the ADC and the reference level, a counter that detects the maximum phase shift by counting the output signal from the comparator, and a reference setting unit that inputs the predetermined reference level to the comparator for the comparison with the video signal.

[15] Upon determining that the number of phase shifts exceeding the predetermined reference level is within the predetermined value, the control unit controls the detection unit to detect the phase shift in another detection region.

[16] Meanwhile, the detection unit adjusts a sampling phase by computing one of 50% and 75% phases of entire checking region with respect to the maximum phase shift in accordance with characteristic of the incoming video signal.

[17] According to the present invention, a method for adjusting a sampling phase of a digital display includes the steps of converting an incoming video signal in a predetermined region into a digital format, and analyzing the converted signal, determining whether a phase shift in which the signal

analyzed in the previous varies at or above a predetermined level, occurs more frequent than a predetermined value, if determining that the phase shift occurred more frequently than the predetermined value, detecting a maximum phase shift of the predetermined region, and adjusting the sampling phase in accordance with the phase detected in the previous step.

[18] In case it is determined in the step of determining the number of phase shifts that the phase shifts have occurred less frequently than the predetermined value, the step of changing the phase shift detection region, and returning to the signal analyzing step is included in an exemplary embodiment.

[19] After completion of the automatic sampling clock within the predetermined region, detecting in the above detecting step for a maximum phase shift of the input signal while moving phase of pixel is included in an exemplary embodiment.

[20] In the adjusting step, a sampling phase adjustment is made by computing one of 50% and 75% phases of entire checking region, or the phase shift detection region, with respect to the maximum phase shift in accordance with characteristic of the incoming video signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[21] The above objects and other features of the present invention will become more apparent by describing in detail an exemplary embodiment thereof with reference to the attached drawings, in which:

[22] FIG. 1 is a flowchart for illustrating the conventional process of adjusting a sampling clock phase;

[23] FIG. 2 is a graph illustrating a phase shift and a sampling clock of analog video signal according to the present invention;

[24] FIG. 3 is a schematic block diagram of an apparatus for adjusting sampling phase according to the present invention; and

[25] FIG. 4 is a flowchart illustrating an adjusting method of the sampling phase adjusting apparatus of FIG. 3.

DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENT

[26] Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

[27] FIG. 3 is a block diagram of an apparatus for adjusting a sampling phase of a digital display according to the present invention.

[28] As shown in FIG. 3, the digital display includes an analog to digital converter (ADC) 10 to which analog video signal is applied, a graphic control unit 20 connected with the ADC 10, a phase lock loop (PLL) circuit unit 30 to apply the sampling clock signal to the ADC 10 in connection thereto, a detecting unit 40 having a comparator 41, a counter 43, and a reference value setting unit 42, and a control unit 50 for controlling the entire system.

[29] The PLL circuit unit 30 adjusts phase and frequency of the sampling clock signal in accordance with the control signal input from the control unit

50, and then applies the adjusted phase and frequency to the ADC 10. The ADC 10 converts the incoming analog video signal into digital format in accordance with the sampling clock signal being input from the PLL circuit unit 30. The graphic control unit 20 scales the converted digital signal from the ADC 10 in accordance with the control signal being input from the control unit 50, and displays image signal on a display panel.

[30] The detection unit 40, being provided with the comparator 41 that compares the converted video signal from the ADC 10 with a reference value, the counter 43 that counts the output signal from the comparator 41, and the reference value setting unit 42 that applies the comparator 41 with a reference value, detects the phase shift of the video signal.

[31] The comparator 41 compares the converted video signal from the ADC 10 with the reference value, thereby detecting the degree of phase shift of the video signal. Accordingly, the degree of phase shift is detected in accordance with the output signal from the comparator 41. As for the reference value of the phase shift, the reference value may be set in the reference value setting unit 42 during a manufacture of the display, or manually set by a user. The output value of the comparator 41 is input to the counter 43. The counter 43 counts the output signal from the comparator 41 and thereby determines the maximum phase shift, and detects the number of phase shifts that exceeds a predetermined level.

[32] During initialization, the control unit 50 applies a control signal to the PLL circuit unit 30 in accordance with the horizontal synchronization signal of the video signal so that the auto-clocking can be performed as the sampling clock signal is output, while the control unit 50 applies a control signal to the PLL circuit unit 30 in accordance with the phase shift detection signal output from the detection unit 40 so as to control the entire system by setting the phase and frequency of the sampling clock signal, adjusting the phase, and recognizing the resolution of the display panel.

[33] The adjustment method of the sampling phase adjusting apparatus of the digital display constructed as above according to the present invention will be described with reference to FIG. 4.

[34] The control unit 50 recognizes the resolution of the current video mode based on the horizontal synchronization signal as input. Then the control unit 50 outputs a control signal to the ADC 10 and the graphic control unit 20 to control the entire system based on the resolution as recognized. If there has been a change in the source of the incoming analog video signal, since the analog video signal and the sampling clock phases input from the PLL circuit unit 30 to the ADC 10 do not correspond to each other, the control unit 50 analyzes in operation S10 the RGB video signal of a predetermined region among the video signals from the ADC 10 in order to adjust the sampling clock phase.

[35] The comparator 41 is input with the video signal from the ADC 10 and determines whether there has been a variation from the reference value from the reference value setting unit 42. By setting the reference value, noise factors can be avoided, while the more accurate phase shift data can be obtained. Output signal from the comparator 41 is applied to the counter 43. By counting, the counter 43 determines whether the number of phase shifts above the reference level exceeds a predetermined number in operation S20. If the number of counted phase shifts in the detection region is lower than the predetermined number, the data is re-detected in different detection region in operation S21. When phase shift above the reference level occurs and the auto-clocking is completed with respect to the detection region in operation S30, the maximum phase shift is detected in operation S40 based on the output signal from the comparator 41 which is counted by the counter 43. Upon detection of the maximum phase shift, reference sampling phase is computed with reference to the detected maximum phase shift in operation S50.

[36] Meanwhile, FIG. 2 is a graph showing the video signal and auto clocking with respect to the video signal. The solid line of FIG. 2 represents the video signal, while hatched bars represent pixel clocking.

[37] Continuous analog signal data has phase shift regions as shown in FIG. 2. In the case of phase shift in simple pattern, there is a small phase shift region, while in the case of phase shift in one dot on/off pattern, there are a plurality of phase shift regions existing. Among the phase shift regions, the

third clocking and the fourth clocking of FIG. 2 represent positive phase shift regions, and the fifth clocking represents negative phase shift region.

[38] Based on a reference level value, whether the variation occurs or not is determined. The reference level value may be a threshold value that corresponds to the variation of next pixel following the current pixel. The reference level value may be a difference between 8-bit digital data which are converted from the analog signal. For example, in the case that the full range of 700mV of video signal data are sampled to 8-bit 256 gradations, the threshold value may be 54mV, and the reference level value of 14hex may be set for the digital program.

[39] By setting the reference level value as described above, noise factors can be avoided, and more accurate phase shift data can be obtained.

[40] The computation of the reference sampling phase will be described below with reference to FIG. 2.

[41] As shown in FIG. 2, the eighth clocking is the maximum phase shift region. The optimum sampling phase may be determined based on the entire clocking to be 50% or 75% phase for example. In the case that the entire clocking is 32 clocking, since the 8th clocking is the maximum, 50% phase can be the optimum phase, and thus, 8 plus 16, i.e., 24th clocking can be the optimum sampling phase.

[42] The above region check need not be performed over the entire frame, but on several randomly chosen regions. This is because the variation of the

regions moves at the same pace, and thus it is not preferable to check the entire frame. Instead, in an exemplary embodiment, even a small piece of region is set that has phase shift exceeding a predetermined value.

[43] Accordingly, it is most important for the sampling phase setting for automatic phase adjustment that the user checks and sees whether there occurs a phase shift exceeding the user's set value. If it is determined that there is no phase shift exceeding the user's set value, the checking is performed on the another region.

[44] According to the present invention, a microcomputer of relatively low capacity can be employed in a high resolution digital display, without an error but with an accuracy in sampling phase setting.

[45] Although a few exemplary embodiments of the present invention has been described, it will be understood by those skilled in the art that the present invention should not be limited to the described exemplary embodiments, but various changes and modifications can be made within the spirit and scope of the present invention as defined by the appended claims.